Syllabus
|
Course Code: EL 21 Course Name: Digital Circuits and System Design |
||
| MODULE NO / UNIT | COURSE SYLLABUS CONTENTS OF MODULE | NOTES |
|---|---|---|
| 1 | Introduction to CMOS Circuits, Logic families, CMOS logic, Electrical behaviour of CMOS circuits, CMOS steady state electrical behaviour, CMOS dynamic electrical behaviour, CMOS Input and Output structures, CMOS logic families, CMOS/TTL interfacing, Timing Hazards, Quine-McCluskey Method of finding Minimal SOP and POS Expressions. | |
| 2 | Combinational Logic Design Practice: Documentation standards, circuit timing, Combinational PLDs: Programmable logic array (PLA), Implementation of combinational logic using PLA, Programmable array logic (PAL), Generic Array logic (GAL), Description of some basic PLDs, Complex Programmable Logic Devices (CPLDs), Combinational PLD applications. Implementation of following in VHDL decoders, encoders, three state devices, multiplexers, exclusive-OR gates and parity circuits, comparators, adders, combinational multipliers. |
|
| 3 | Bistable elements, Latches and Flip-Flops, Clocked Synchronous State-machine Analysis, Clocked Synchronous State- machine Design, Designing State Machines using State Diagrams, State-machine Synthesis using Transition Lists. | |
| 4 | Sequential PLDs, Registers: Shift Registers and counters, Iterative versus Sequential Circuits, Synchronous Design Methodology, Impediments to Synchronous Design, Synchronizer Failure and Meta stability, Field Programmable Gate Arrays | |
